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STIJDIES OF TiiE LBL CMOS INTEGRATED AMPLIFIER{DISCRIMINATOR FOR 
RANDOMLY TIMED INPUTS FROM FIXED TARGET EXPERIMENTS 
J. S. Russ, Carnegie-Mel Ion University 
R. J. Yarem., T. Zinnerman, Fermi lab• 
A group •t Lawrence Berkeley Laboratory has 
reported an elegant CMOS VLSI circuit for amplifying, 
discriminating, and encoding the signals from 
highly-segmented charge output devices, e.g., silicon 
strip detectors or pad readout structures in gaseous 
detectors.[7] The design exploits switched capacitor 
circuits and the well-known time structure of data 
acquisition in colliding bea• accelerators to cancel 
leakage effects and switching noise. For random 
inputs, these methods are not directly applicable. 
However, the high speed of the reset switches makes 
possible a mode of operation for fixed target 
experiments that uses fast resets to erase unwanted 
data from random triggers. Data acquisition in this 
mode has been performed. Details of operation and 
measurements of noise and rate capability wi I I be 
presented. 
I. Introduction 
The introduction of si I icon strip detectors to 
the repertoire of high energy physics instrumentation 
has had a revolutionary effect on the kinds of 
experiments now considered routine.[1] The s1n11ll 
feature size possible on silicon strip detectors 1n11kes 
possible compact detectors with superb spatial and 
consequently angular resolution. Detectors with 20 um 
pitch are now available connercially, and some 
detectors of 10 um pitch are being tested.(2] Charge 
is liberated due to ionization from the incoming 
particle's electric field in a statistical process. 
This gives a skew distribution, with a sharp low 
charge cutoff and a long high charge tail. Figure 1 
shows the charge deposited in a 300 um silicon 
detector by one, two, three, or four minimum ionizing 
particles produced by 10 CeV/c pions in a thin 
target.[3] Typically, one has around 3.8 fC, or 24000 
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Charge distribution for 1, 2, 3, or 4 
minimUll ionizing particles traversing a 300 
u• thick silicon diode detector. For N-1, 
the peak charge corresponds to 4 fc. 
electrons. As seen fr0111 figure 1, the •inimUll ch•rge 
is •pproxi,...tely 3 fC. If • particle hits the 
detector at the bound•ry between adj•cent readout 
strips, this ch•rg• is shared proportional to the 
• Operated by Universities Research Association under 
a contr•ct with the U.S. Department of Energy. 
mutual capacitance (or in some special cases to the 
resistance of an external I ine of amorphous silicon 
[4]). Thus, one must set a charge threshold of 1.5 fC 
or less to operate with nearly lOOS detection 
efficiency. 
In present si I icon strip detector systems, the readout 
cycle is externally controlled. Each channel is 
checked either for a digital response (fast sc•n) or 
for a charge sign•I above the noise pedestal level for 
that channel. The latter mode is slower, but it 
allows one to interpol•te the ch•rge centroid on 
adjacent strips to improve the position accuracy of 
the tracking. [SJ In either case the experiment 
design is complicated by the need to provide costly 
low-noise preamplifiers and subsequent analog 
circuitry for e•ch readout channel, In these systems 
the readout speed is limited by the infor1n11tion 
transfer between the silicon strip detector 
preamplifier and the outside system. For systems 
requiring fast detector operating rates, analog 
storage techniques like delay lines can be used. In 
those cases, the dat• acquisition system must 
synchronize the analog data stream with the event 
selection logic from external sources. Present 
techniques are pushing toward operation at input 
fluxes of 50 MHz.[S] The fraction of active channels 
which have data on any given event is nor1n11lly small, 
perhaps several hundred out of a 10,000 channel 
system. Assigning an expensive analog readout system 
tc a predominantly empty set of channels is not a 
cost-effective approach to system design. 
It is attractive to apply the cost reduction possible 
with VLSI techniques to this probl.,., combining the 
analog front end amplifier with sparse data scanning. 
This requires an internal editing method to suppress 
readout channels in which the charge input does not 
exceed a preset threshold. A CMOS 128-channel circuit 
with these features was reported at this meeting last 
year. [7] The ai• of the origin•I circuit design w•s 
to produce• high quality 
preamplifier/amplifier/discriminator/sparaifier system 
comp•tible with industrial CMOS fabrication methods. 
This wi II lower the cost per channel to very modest 
levels and allow the design of systems with 100,000 or 
lftOre readout channels - a trend indicated by modern 
4 (pi) spectrOftleters I i ke the Co 11 id i ng Detector 
Facility (CDF) at Fermi lab, for which this sp~ific 
design effort was initi•t.ed. In present coll1der 
operation the bea .. are bunched, so that interactions 
can occur for only a short interval, separated by a 
much longer inter-bunch gap. In these •pplications 
one has a well defined time at which the system •uat 
be •armed•, ready to acc99t a possible event. Th!• 
ti•ing sequence per11its synchronization of steps 1n 
the c•libration and readout cycle which ia very 
•dvantageous for cancell1~ion of off1ets ~nerated by 
detector leak•g• currents. Also, th• relatively slow 
repetition rate 118ana th•t bandwidth limiting can be 
employed for noise reduction. Thia •PPlication of the 
chip was discussed in ref. [7] and by S. Kleinfelder 
in his talk at these proceedings. 
In fixed target experiments the ti .. interval between 
successive events is r1nd011, and the inca11ing particle 
flux is high, 1-10 MHz. Such • situation d81111~a a 
syst .. in which information can be captured quickly 
and then rejected if subs~uent logic indicates that 
the current event is of no interest. This paper 
studies the application of the VLSI chip designed for 
the COF problem, here•fter referenceG as 1 SVX chip', 
to the need• of the fixed target experimenters. 
II. Fixed Target Operation 
In fixed target mode one has a bea• of incoming 
particles col I imated to be essentially paral lei and 
have small cross section. Some be•• particles 
interact in a target. Trigger devices, e.g., 
scintillation counters, detect the incoming bea• 
particles one by one, determine if they interact in 
the target (interaction probabilities range from 11 to 
201 in typical experiments), and impose other 
selective criteria to decide if these interactions are 
'interesting•. The rate of •interesting• interactions 
may be 1-30i of all interactions, or about .01-5 S of 
all bea• particles. If one SUlllftllrizes these 
characteristics from the syst .. point of view, then 
one sees that fixed target applications demand the 
following fe•tures from the readout: 
i) Good data rejection capability, e.g., 
fast clear features 
ii) Operating stability for random 
intervals between valid inputs 
iii) Fast readout times to reduce syste111 
deadtime. The experiment cannot proceed 
with data acquisition after any given 
event of interest until the information 
has been moved to some other storage device. 
In order to see how the SVX characteristics feed into 
the experiments, consider a typical timing diagram in 
figure 2. Every beam particle drives charge into the 
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Typical trigger and timing considerations 
in fixed target experiments. Note that 
different deadtimes are required to respond 
to different trigger conditions. 
amplifier channels connected to strips through which 
the particle passes. A RESET would be required to 
erase that charge, but that would be useful only if it 
were fast enough to avoid excessive deadtime losses. 
There are three different deadtime situations to be 
considered. First, there is the case where a bea• 
particle is detected, but no interaction is detected. 
To 1naintain a proper record of experiwient 
sensitivity, a PROMPT OEADTIME signal is generated 
after each bea• particle shown on line 1 of figure 2 
which prevents data accumulation during the decision 
time interval c-so ns) plus a chip RESET interval. 
This deadtime should not be a large fraction of the 
me11n time between bea• pulses, or the experiment 
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sensitivity wi 11 be severely degraded. Second, most 
experiments include provision to monitor the number of 
interactions in the target, as well as having 
additional trigger conditions to limit the overall 
data rate. These are indicated in lines 2 and 3 of 
figure 2. If an interaction occurs which does not 
satisfy the additional trigger logic, then one must 
RESET the readout devices to erase any hits, taking 1 
longer DEADTIME (lOOns+RESET time). The finol 
situation to be noted occurs when a trigger indicates 
a readout should occur. After a valid interaction 
one must introduce a READOUT OEAOTIME as shown on line 
4 of figure 2. again putting a pr911iUll on fast readout 
cycles. In this case, a MASTER RESET pulse ends the 
readout segment and initializes the system for the 
next event. In evaluating the SVX chip, one must 
verify that the amplifier response is fast enough to 
meet the RESEr demands and stable over the random 
interval between the end of the readout cycle ind the 
next data. 
III. Amplifier 
The design philosophy of this device, called the 1 SVX 
chip• in subsequent references, is given in ref. (7). 
A schematic is shown in figure 3. It consists of an 
Jnieorator Ameo11li•r 
Figure 3. Simplified schematic diagram of the SVX 
analog section 
input charge integrator with an externally controlled 
NMOS reset switch, a bandwidth-limited amplifier stage 
with reset switch, a threshold storage capacitor C2, 
and a sample and hold capacitor Cs for data storage. 
It is instructive to look at the SVX clocking pattern 
in 1 collider systenl to understand device operations 
and architecture. Clocking patterns for fixed target 
use then become more evident. In a collider system a 
cycle is initiated by closing Sl, 52, 53, and S4 to 
remove stored charge in the device. Next St is opened, 
followed by S2, storing the interstage voltage on Cl. 
The front end is then ready to integrate and amplify 
charge. A threshold is imposed by injecting a known 
charge through Ccal and then opening S4, after 
allowing sufficient ti111e for the amplifier output to 
rise. This seta the threshold voltage on C2. The 
amplifier is then quickly reset to discharge Ca and 
ana the system for data arrival. The data cocnes in at 
a well known ti111e and is sampled by opening S3 after 
allowing an amplifier rise ti ... interval similar to 
that used in the calibration step. The comparator 
buffers the difference betw .. n the voltages stored on 
Ca and C2. The data latch is set if this difference is 
positive, i.e., if Qin exceeds Q.thresh. 
This sch- has been loosely te.-.ed •quad correlated 
sampling•, since 52 h1a b .. n opened twice (sampling 
the interstage voltage on ci) ind S3 and 54 have each 
b .. n opened once, storing sampled voltages on Cs and 
C2, respectively. This .. thod has the advantage of 
cancelling detector 1 .. kage current charges, since the 
threshold and input signal time windows integrate the 
sa .. current for the .... ti .. interval. It also 
cancels the charge injected by opening 52 via the 
•correlation• of the sampling. The ..ain contribution 
to noise in such a sch ... is the variation in samples 
on Cl due to integrator noise. The noise stored on C2 
and Cs is smaller due to bandwidth limiting in the 
ampi ifier. 
For fixed target applications a randomly timed input 
must be accepted. Periodic resets must be done to 
remove unwanted interactions and charge from leakage 
currents. These resets should be as short as possible 
in order to minimize deadtime. External logic in the 
experiment makes the decision whether an interesting 
interaction occured within a short time (50-100 ns) 
after the event. Thus, the interaction characteristics 
determine whether hit information should be stored on 
Cs. Leakage current effects can be eliminated by AC 
coupling the detector strips (8] or by ramping the 
calibration volt.age if the leakage is sufficiently 
uniform for all strips feeding a given 5VX chip (128 
channels). If neither of these conditions is met, 
then the systl!lll must be reset often enough that the 
charge buildup due to leakage currents is not large 
compared to the threshold. If a const.ant calibration 
voltage can be used, it can be introduced during the 
MASTER RESET part of the cycle after a good event 
readout. If a ramped voltage is needed, it can be 
injected soon after the dat.a signal arrives in 
response to external trigger logic so that it 
subtracts from the data. 
With these considerations in mind, a fixed target 
pattern was generated to issue short reset pulses 1 
which begin simultaneously, to switches Sl, 52, and S4 
while 53 remains closed. Durations of 100, 150 and 200 
ns respectively were found to optimize the 
speed-performance product. Due to the slow response 
of the •mplifier 1 a good event can be accepted any 
time after the opening of 52, even though S4 is still 
closed for a short time after 52 opens. After • good 
event occurs, the c•libration voltage is injected to 
set the threshold and 53 is opened •fter the amplifier 
signal has risen. The SVX chip operates with a good 
signal/noise ratio under these conditions, but there 
are some problems with this pattern. If the integrator 
output is not completely settled when 52 is opened, 
there is •n offset that appears as a signal at the 
output. Also, when 54 is opened so soon after opening 
S2, the voltage stored on C2 is not correl•ted to the 
volt•ge stored on Cs due to the slow amplifier 
risetime. Thus, charge injection is not cancelled. 
Another fixed target pattern was developed which 
circumvents some of these probl9118. The integrator has 
a linear response for bipolar charge inputs of up to 
•/-200 fC. Hence, one can consider a scheme which 
resets only the amplifier section, while the 
integrator is reset periodically by the MASTER RESET. 






Figure 4. Switching patt.ern used for ~uad correlated 
sample operation with SVX chip in fixed 
target mode. For switch designations refer 
to figure 2. 
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deadtime, the fastest possible amplifier reset is 
desired. Since the amplifier bandwidth is 
proportionai to its output capacitance, leaving 53 
open wi 11 result in the fastest mode of operation, 
which allows amplifier resets on the order of 200ns. 
In f•ct, as shown in figure 4, 53 can be left open 
until the trigger logic indicates a VALID INTERACTION. 
Delays up to 200 ns cause no change in the output. 
At that time it is closed just long enough for the 
amplifier output to rise. A closure of lus brings the 
amplifier output to 901 of its final value. 
The MASTER RESET. performed at specified intervals or 
after the completion of event readout, depending on 
experimental conditions, has the function of clearing 
the integrator and resetting the level on C2. In 
figure 4 the integrator reset is shown to occur just 
before readout, to allow maximum settling time. To 
cancel charge injection effects from S2, the amplifier 
output voltage is sampled on C2 about lus after the 
amplifier reset is released. 
The digital section of the SVX chip provides the 
editing functions needed to suppress empty channels 
and produce an ordered list of those channel addresses 
for which the input charge exceeded the threshold. 
Because this editing is on~chip, it sees very little 
capacitance and proceeds rapidly. The 128 channels 
are ready to begin re•dout within 1-2 us 1fter an 
event 1 including amplifier risetirne dei1ys. The 
readout rate from on-chip storage to extern1i data 
lines depends on the readout conditions. The chip 
will provide digital and analog information, if 
desired. For purely digital readout, the effective 
clock rate depends on the interval between successive 
hit channel numbers and ranges from 2-10 MHz. If 
analog information is also required, then the risetime 
of the signal on the analog bus limits the rate t.o 
about 2 MHz. Optional controls, available at systl!lll 
initialization time, permit the user to read out the 
left and right neighbors of strips whose ch1rge 
exceeds threshold (a means to improve position 
resolution by interpolation). Also, one can force 
readout of all channels. This READ ALL mode Is 
extremely useful in test and debug stages. Most of the 
work reported here was done in this mode. 
IV. Test Conditions 
As part of the evaluation program for the 5VX chip the 
performance of the different stages of the analog 
section was measured on a probe station. The tests 
used a multichannel waveform generator connected to an 
IBM PC to drive the control I ines. Data input signals 
were generated by a pair of HP 8082A pulse generators, 
driven from the multichannel board. This system gave 
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Figure S. SVX readout chip test set-up 
a Yery flexible control setup, with which 
changes desired were readily implemented. 
is shown in figure 5. 
any timing 
A diagram 
Two different Yersions of the SVX chip have been 
studied. The 8' Yersion, an early development, has a. 
higher bandwidth and hence more noise than the c·· 
~ersion developed later. The latter version is aimed 
at production for CDF and is the focus of this work. 
In order to simulate the fixed target conditions, the 
s i gna i input was injected through a 10 pF input 
capacitor (surface mount) attached to a particular 
channel of the SVX chip. 10 pF is typical of the 
total input capacitance seen by a preamplifier bonded 
directly onto a detector wafer, so the noise 
environment of the test is a realistic simulation of 
the noise in a ful I system. The SVX analog stages are 
symmetric, so that bipolar inputs can be accepted. The 
signal input was positive, the calibration input 
negative. Ampi ifier linearity was studied over the 
range from 0 to 10 fC of input charge of each sign. 
No deviations could be seen at the 3% accuracy of the 
test measurements. For these measurements the chip 
was operated in the READ ALL mode, in which all 
channels were read regardless of threshold. Signals 
were fed to a LRS 3001 qVt voltage sensing ADC for 
measurement. 
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For the quad sampling pattern shown in figure 4 and 
discussed in section III, the test procedure was aimed 
at simulating the fixed target conditions of randomly 
timed val id and invalid inputs. Most readout channels 
in a system will not contain any charge, even in the 
case of an interaction. Some channels, however, wi I I 
contain charge. Therefore, one must measure any shifts 
in response due to resetting channels with data 
relative to those without data. To simulate a typical 
event, a data pulse was injected on the data line 
lOOns before the reset pulse on S2. This data pulse 
was then removed to also study the clearing response 
of empty channels. Another test was done which studied 
the timing of the extra S2 resets relative to the 
MASTER RESET conditions (which correspond to the end 
of the previous readout cycle) and relative to the 
VALID DATA conditions (dark pulse on the DATA I ine in 
figure 5 and subsequent control pulses). S2 reset 
times relative to each of these conditions were varied 
over a range of 0 to 3 us. Excellent stabi I ity was 
observed with a reset pulse on S2 of 200 ns. No 
charge offset is needed from the CALIBRATE pulse to 
cancel an unwanted output offset. The variation of 
system performance for varying intervals between a 
RESET and the VALID DATA state corresponded to a 
charge fluctuation of less than 0.1 fC, independent of 
whether the channel was empty or held data. There was 
no dependence on how many RESET pulses were issued or 
their time separation. For interactions without a 
LEVEL 1 trigger (INVALID INTERACTIONS) the DEADTIME 
for reset operations is 300 ns, 100 ns of which is the 
trigger time delay necessary to form the LEVEL 1 
trigger as indicated in figure 2. Most of the time 
there is a beam hit with no interaction. If the beam 
track charge is to be erased each time, then the 
deadtime is 250ns (50 ns due to the decision time and 
200 ns for the reset). 
Deadtime can be reduced by at least another 50 ns with 
very little penalty. Reducing the 52 reset time from 
200 ns to 150 ns has no effect on the performance for 
time delays of up to 1.8 us between the end of a reset 
of INVALID data and the VALID DATA signal. For time 
intervals longer than that, one sees a charge buildup 
of order 0.3 fC/us with this 150 ns pulse length. This 
kind of effect is not seen for 200 ns resets. One 
should note that the times when one would push for a 
shorter reset pulse are precisely when the mean time 
between events is shorter, so that this onset of 
charge buildup is not likely to be a serious 
detriment. The SVX chip performs well for either 150 
or 200 ns reset times for 52. The user should choose 
the duration to optimize his/her experimental 
performance. The signal/noise performance with this 
switching pattern is shown in figure 6, which shows 
the distribution of output pulse heights for input 
charges of 0, 1.5, 3.0, and 4.5 fC. Refer to fig. 1 
+ 0 + + 4.5 1.5 3.0 
Input charge in IC 
Figure 6. Pulse height distribution on analog output 
bus for input charge values Qin=O, 1.5, 3.0, 
and 4.5 fC. Here 0 fC input shows the noise 
associated with the electronics and the 
10 pF input capacitance. 
to see the fraction of the charge liberated by a 
single MIP that each test input represents. From the 
width of the peaks in figure 6 one can compute the 
noise in the system. For 10 pF input capacitance the 
noise seen here is 0.22 fC. Three input channels were 
checked, moving the same input network to each to 
minimize error. The gain was the same to within 4~, 
as one would hope for VLSI circuitry. 
V. Conclusions 
The electronic tests of the SVX chip in fixed target 
readout mode indicate that it is a high performance 
device well suited for many applications in fixed 
target experiments. In high-resolution si I icon vertex 
detector systems with many readout channels it offers 
an extremely compact, cost effective way to implement 
the readout. The on-board sparse data editing feature 
permits a tremendous simplification in the cable 
requirements that currently present an enormous 
difficulty in vertex detector system design. The reset 
times required (150 ns after the VALID/INVALID trigger 
decision) are suitable for resets after every 
noninteracting beam particle in fluxes up to 1 MHz. 
For fluxes of several MHz, one can choose to reset 
after every Nth beam particle, with N set by leakage 
current or other considerations. The cost for doing 
this periodic reset is that some additional 
non-interacting beam tracks will be recorded in the 
SVX system, along with valid event data. Some 
external means must be provided to filter them out. 
Because the beam part of the system is usually a smal I 
fraction of the total cost, one might consider putting 
in a smal I number of additional detectors in the beam 
systeni and equipping them with high speed amplifiers 
of the type described in ref. 6. Because silicon 
detector efficiencies are generally above 99~ for high 
momentum beam tracks, two or three planes implemented 
this way would tag the true beam track which initiates 
an interesting event, even though the SVX system might 
reset only after every Nth beam track. This would 
reduce the systet1 de10tirne significantly, at I ittle 
addition1I complexity in either hardware or anaiysis. 
This is the silicon detector an1iog of using 
proportion1l wire chambers to tag interesting tracks 
for precision reconstruction in drift chambers, which 
are slower but higher resolution devices. With this 
scheme one can expect to handle beam fluxes of several 
~Hz with system deadtirnes below 20X. 
Further work is now underway to couple these readout 
chips to working silicon microstrip detectors for 
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